Filing Date: June 30, 2003

Title: CROSS-OVER VOLTAGE LOCK FOR DIFFERENTIAL OUTPUT DRIVERS

Assignee: Intel Corporation

## REMARKS

This responds to the Final Office Action dated September 1, 2006 (hereinafter "the Office Action"). Claims 25, 26, 29, and 30 are amended. Support for the amendments is found generally within the specification (see e.g., page 6 lines 1-20). Applicant respectfully requests the amendments to be entered by the Examiner for purposes of appeal. Claims 1-31 are pending in this application.

## \$102 Rejection of the Claims

Claims 1-3 and 14 were rejected under 35 USC § 102(b) as being anticipated by Fiedler (U.S. 5,726,588). Applicant respectfully traverses the rejection. The Office Action fails to establish a *prima facie* case of anticipation because Fiedler does not teach all of the elements recited in the claims.

Regarding claims 1-3:

Applicant cannot find in Fiedler any teaching of, among other things, an apparatus comprising.

a first differential output driver to provide a single ended output voltage in response to an input voltage; and a second differential output driver to provide a single ended output in response to the input voltage.

as recited in claims 1-3. Fiedler says that a differential-to-CMOS level converter 10 is a balanced comparator with differential inputs 12a and 12b and complementary outputs 14a and 14b, <sup>1</sup> and that "converter circuit 32 is substantially the same as differential-to-CMOS level converter 10 shown in FIG. 1."<sup>2</sup> Thus, Fiedler only refers to one differential circuit. It is a converter circuit having complementary outputs and is not a "differential output driver to provide a single ended output voltage" as recited in claim 1.

In the Office Action, the "Examiner asserts that two complementary outputs, 14a and 14b, cannot be generated using a single differential circuit." This assertion is presumably made to show that there must be two circuits in Fiedler, each providing one output. However, Fiedler states

\_

<sup>&</sup>lt;sup>1</sup> Fiedler, col. 2 lines 64-66. <sup>2</sup> Fiedler, col. 3 lines 48-50.

<sup>3</sup> Office Action, pg. 2.

Filing Date: June 30, 2003

configurations.

Title: CROSS-OVER VOLTAGE LOCK FOR DIFFERENTIAL OUTPUT DRIVERS
Assignee: Intel Corporation

that "converter circuit 32 is substantially the same as differential-to-CMOS level converter 10 shown in FIG. 1" and that "FIG. 1 is a schematic diagram of common differential-to-CMOS level converter 10 ... with ... complementary outputs 14a and 14b." Therefore, Fiedler refers to a single converter circuit 32 that generates two complementary outputs. Fiedler states that "other [converter] circuit configurations can be used," but Fiedler contains no disclosure of other

Additionally, Applicant cannot find any disclosure of,

a feedback circuit to monitor the first and second output voltages and apply a bias voltage to at least one of the first and second output drivers,

as recited in claim 1. To anticipate a claim "the identical invention must be shown in as complete detail as is contained in the ... claim." Fiedler refers to where a cross-over voltage adjustment circuit 36 monitors the cross-over voltage of the signals on circuit nodes N8 and  $\overline{N8}$ , compares the cross-over voltage to a reference voltage, and sources or sinks equal offset currents into or from circuit nodes N6 and  $\overline{N6}$ , in response to the comparison. Thus, Fiedler does not teach the freetback structure recited in claim 1.

The Office Action states that in Fiedler "cross-over voltage adjustment circuit (36) is a feedback circuit having inputs N8 and complement of N8 derived from the outputs of 34b and 34d." However, Fiedler does not show "a feedback circuit to ... apply a bias voltage to at least one of the first and second output drivers," as recited in claim 1.

Further, in regard to claim 3, Applicant can find no disclosure in the cited portions of Fiedler, of positive and negative conductors of a transmission cable, as recited in the claim 3. The Office Action states that this is described in Fiedler at col. 8 lines 12-15. 10 However, the cited portion only refers to "voltage supply terminals [that] can be relatively positive or relatively

<sup>4</sup> Fiedler, col. 3 lines 48-50.

<sup>5</sup> Fiedler, col. 2 lines 63-66.

<sup>&</sup>lt;sup>6</sup> Fiedler, col. 3 lines 51-52.

<sup>&</sup>lt;sup>7</sup> M.P.E.P. 2131 citing Richardson v. Suzuki Motor Co., 868 F.2d 1226, 1236, 9 USPQ2d 1913, 1920 (Fed. Cir. 1989).

<sup>&</sup>lt;sup>8</sup> Fiedler, col. 4 lines 11-15.

<sup>9</sup> Office Action, pg 2.

<sup>10</sup> Office Action, pg. 3.

Filing Date: June 30, 2003

Title: CROSS-OVER VOLTAGE LOCK FOR DIFFERENTIAL OUTPUT DRIVERS Assignee: Intel Corporation

negative, depending on the particular convention adopted and the technology used," and does not teach or suggest positive and negative conductors of a transmission cable.

Regarding claim 14:

Applicant cannot find in Fiedler any teaching or suggestion of, among other things, a method comprising,

measuring a difference between a voltage at which output voltage signals of first and second drivers of a differential signal transceiver cross-over ... providing a correcting bias voltage proportional to a difference between the cross-over voltage and the equidistant voltage, and applying the correcting bias voltage to the differential drivers to vary the voltage point where the first and second output voltages cross-over,

as recited in claim 14. Instead, Fiedler compares the cross-over voltage to a reference voltage, and sources or sinks equal offset currents into or from circuit nodes N6 and  $\overline{N6}$  in response to the comparison<sup>12</sup> instead of applying the correcting bias voltage to the differential drivers, as recited in claim 14.

Applicant respectfully requests reconsideration and allowance of claims 1-3 and 14.

## §103 Rejection of the Claims

 Claims 4-12 and 15-24 were rejected under 35 USC § 103(a) as being unpatentable over Fiedler as applied to claim 5 above. <sup>13</sup> Applicant respectfully traverses the rejection.

Claims 4-12 ultimately depend on base claim 1 and claims 15-24 ultimately depend on base claim 14. As set forth above, Applicant believes base claims 1 and 14 to be allowable at least for the reason that Fiedler does not teach or suggest all of the elements of those base claims.

Additionally, regarding claim 9, Applicant cannot find in Fiedler, among other things, any teaching or suggestion of an apparatus comprising,

a differential receiver ... having a first output; a single-ended receiver ... having a second output; and a single-ended receiver ... having a third output; and wherein if the cross-over voltage is lower than the equidistant voltage, charge on the first capacitor is reduced while the first output is high and the second output is low

<sup>11</sup> Fiedler, col. 8 lines 16-18.

<sup>12</sup> Fiedler, col. 4 lines 11-15.

<sup>13</sup> Applicant assumes the Office Action intended to refer to Fiedler in regard to claims 1-3 and 14.

Assignee: Intel Corporation

and/or charge on the second capacitor is reduced while the first output is low and the third output is low,

as recited in claim 9. The Office Action asserts that single ended receivers for detecting rail-to-rail transitions are found in FIG. 2 of Fiedler. However, Fiedler relates that FIG. 2 is a schematic diagram of a differential-to-CMOS level converter, and that converter circuit 32 includes complementary output terminals 40a and 40b. Thus, Fiedler does not teach or suggest a single ended receiver. Also, Applicant cannot find where "charge on the first capacitor is reduced while the first output is high and the second output is low and/or charge on the second capacitor is reduced while the first output is low and the third output is low," as recited in claim 9. Instead, Fiedler compares the cross-over voltage to a reference voltage, and sources or sinks equal offset currents into or from circuit nodes N6 and  $\overline{N6}$  in response to the comparison.

Further regarding claim 22, Applicant cannot find in Fiedler any teaching or suggestion of a method comprising.

measuring a cross-over transition on positive and negative conductors ... measuring a rail-to-rail transition on the positive conductor ... and measuring a rail-to-rail transition on the negative conductor ... and wherein producing a net charge includes switching a charge onto the capacitor when there is a mismatch in transition times,

as recited in claim 22. Instead, Fiedler refers to a comparison of the cross-over voltage to a reference voltage, <sup>18</sup> rather than "a mismatch in transition times."

Applicant respectfully requests reconsideration and allowance of claims 4-12 and 15-24.

2. Claim 13 was rejected under 35 USC § 103(a) as being unpatentable over the combination of Haq and Fiedler as applied to claim 1 above, and further in view of Varma et al. (U.S. 6,946,904 B1, "Varma"). It is unclear from the Office Action whether the Examiner additionally relies on Komarek et al. (U.S. Pat. No. 6018219, "Komarek"). 19 Clarification of whether the Examiner relies on Komarek, and what portion(s) of Komarek the Examiner believes is relevant to the

<sup>14</sup> Office Action, pg. 8.

Fiedler, col. 3 lines 43-44.
 Fiedler, col. 3 lines 54-55.

<sup>17</sup> Fiedler, col. 4 lines 11-15.

<sup>18</sup> Fiedler, col. 4 lines 11-15.

<sup>19</sup> Office Action, pg. 11.

AMENDMENT AND RESPONSE UNDER 37 C.F.R. 1.116 - EXPEDITED PROCEDURE Serial Number: 10/612,290 Filing Date: June 30, 2003 Title: CROSS-OVER VOLTAGE LOCK FOR DIFFERENTIAL OUTPUT DRIVERS

Assignee: Intel Corporation

patentability of the present application, is respectfully requested in the next official communication. Applicant is proceeding under the assumption that the Office Action intended to make the rejection under § 103(a) using Fiedler, Haq and Varma.

Applicant respectfully traverses the rejection. Claim 13 depends on base claim 1. As set forth above, Applicant believes that base claim 1 is allowable at least for the reason that Fiedler does not teach or suggest all of the elements of the base claim. The addition of Haq and Varma fail to provide the missing elements.

Additionally, a showing of a proper motivation to combine Varma with Fiedler is lacking. Varma relates to a transceiver circuit and "an over-voltage sense circuit ... arranged to detect the over-voltage condition on a data line in the transceiver."20 Fiedler "relates ... to a differential-to-CMOS level converter having a cross-over voltage adjustment."21 The Office Action states that it would have been obvious to make the combination in "order to protect transceivers from overvoltages.<sup>22</sup> However, Fiedler does not teach or suggest transceivers and the suggested motivation to combine only restates an advantage of Varma. Therefore, one of ordinary skill in the art would not be lead to combine the transceiver circuit of Varma with the differential-to-CMOS level converter of Varma.

Further, a showing of a proper motivation to combine Haq and Fiedler is lacking. Fiedler relates to a differential-to-CMOS level converter.<sup>23</sup> Haq refers to a master [device] 205 configured to communicate twenty signals including single ended-signals S0-S17 and small-swing complementary-source synchronous voltage and timing references SSVTR and /SSVTR.24 Haq also refers to where a slave [device] 210 may include multiple receivers (405 in FIG. 4) wherein each receiver 405 includes two comparators, one for comparing the signal against SSVTR and the other for comparing the signal against /SSVTR.25 Thus, Haq does not disclose receiving SSVTR and /SSVTR differentially, but receives single ended signals with SSVTR or /SSVTR. Therefore, Hag does not describe a cross-over voltage on a differential communication bus. Hag also refers to

21 Fiedler, col. 1 lines 13-16.

<sup>20</sup> Varma, Abstract.

<sup>22</sup> Office Action, pg. 11.

<sup>23</sup> Fiedler, Abstract.

<sup>24</sup> Hag. col. 6 lines 31-35.

<sup>25</sup> Hag, col. 6 lines 45-49.

Title: CROSS-OVER VOLTAGE LOCK FOR DIFFERENTIAL OUTPUT DRIVERS
Assignee: Intel Corporation

high frequency signaling requiring small signal amplitudes to consume reasonable power, <sup>26</sup> such as 0.5v.<sup>27</sup> Thus, one of ordinary skill in the art would not be lead to combine Haq with a device using the CMOS levels in Fiedler to drive signals on a communication bus.

Furthermore, Haq refers to where the system and method advantageously eliminate the need for a high-impedance VREF signal for comparison of small-swing single-ended signals. <sup>28</sup> Haq also explicitly states that there is no VREF (reference voltage) for comparison with the signal voltage, <sup>29</sup> and lists advantages of doing so. <sup>30</sup> Fiedler relies on comparing the cross-over voltage to a reference voltage. <sup>31</sup> Thus, Haq teaches away from the voltage reference comparison of Fiedler and one of ordinary skill in the art would not be led to combine Haq with Fiedler.

Applicant respectfully requests reconsideration and allowance of claim 13.

 Claims 25-31 were rejected under 35 USC § 103(a) as being unpatentable over Haq (U.S. 6,430,606) in view of Fiedler (U.S. 5,726,588). Applicant respectfully traverses the rejection.

The proposed combination of Haq and Fiedler fails to teach or suggest all of the elements of the claims. Applicant cannot find in Haq with Fiedler any teaching or suggestion of, among other things,

wherein the cross-over lock feedback circuit generates a correcting voltage as a function of a mismatch in switching times between the positive conductor and the negative conductor,

as presently recited in the claims. Instead, Fiedler compares the cross-over voltage to a reference voltage, and sources or sinks equal offset currents into or from circuit nodes N6 and  $\overline{\text{N6}}$  in response to the comparison.<sup>32</sup>

Additionally, the Office Action fails to establish a *prima facie* case of obviousness because, as set forth previously, a showing of a proper motivation to combine Haq with Fiedler is lacking.

Applicant respectfully requests reconsideration and allowance of claims 25-31.

26 -

<sup>26</sup> Haq, col. 1 lines 45-46.

<sup>27</sup> Haq. col. 9 lines 15-18.

<sup>28</sup> Hag, col. 3, lines 40-47

<sup>&</sup>lt;sup>29</sup> Haq, col. 12, lines 45-50.

<sup>30</sup> Haq, col. 1 lines 53-55, col. 3 lines 42-47, and col. 12 lines 45-50.

<sup>31</sup> Fiedler, col. 4 lines 11-15.

<sup>32</sup> Fiedler, col. 4 lines 11-15.

Filing Date: June 30, 2003
Title: CROSS-OVER VOLTAGE LOCK FOR DIFFERENTIAL OUTPUT DRIVERS
Assignee: Intel Corporation

## Conclusion

Applicant respectfully submits that the claims are in condition for allowance and notification to that effect is earnestly requested. The Examiner is invited to telephone Applicant's attorney at 612-371-2172 to facilitate prosecution of this application.

If necessary, please charge any additional fees or credit overpayment to Deposit Account No. 19-0743.

Respectfully submitted,

JAMES D. PATTERSON

By their Representatives, SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A. Attorneys for Intel Corporation P.O. Box 2938 Minneapolis, Minnesota 55402 612-371-2172

Date Nov. 1, 2006 By Saul J. Usbanski
Paul J. Urbanski
Reg. No. 58,351

CERTIFICATE UNDER 37 CFR 1.8: The undersigned hereby certifies that this correspondence is being filled using the USPTO's electronic filling system EFS-Web, and is addressed to: Mail Stop AF, Commissioner for Patents, P.O. Box 1450, Alexendria, VA 2231-31450 on this lat day of Newmber 2006.

Amy Moriarty
Name

Signature